Everspin demonstrates CXL-connected MRAM at SNIA Developer Conference 2026

• Everspin Technologies demonstrated a CXL-connected MRAM platform at SNIA Developer Conference 2026, calling it the first of its kind.
• System targets a new persistent memory tier between DRAM and NAND, aiming to cut data waits for processors and accelerators.
• Demo highlighted cache-line access with nanosecond-class latency, positioning MRAM writes up to 100x faster than NAND-based SSD storage.
• Configuration used a Supermicro server with an AMD EPYC 9355 processor, an AMD Alveo U250 FPGA, Wolley’s CXL controller.
• Use cases cited included AI checkpointing, persistent key-value cache, memory pooling, shared persistent capacity across hosts.

Disclaimer: This news brief was created by Public Technologies (PUBT) using generative artificial intelligence. While PUBT strives to provide accurate and timely information, this AI-generated content is for informational purposes only and should not be interpreted as financial, investment, or legal advice. Everspin Technologies Inc. published the original content used to generate this news brief via Business Wire (Ref. ID: 20260929225389) on September 29, 2026, and is solely responsible for the information contained therein.